

FDC6020C

Complementary PowerTrench® MOSFET

General Description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.


Applications

- DC/DC converter
- Load switch
- Motor Driving

Features

- Q1 -4.2 A, -20V. $R_{DS(ON)}$ = 55 m Ω @ V_{GS} = -4.5 V $R_{DS(ON)}$ = 82 m Ω @ V_{GS} = -2.5 V
- Q2 5.9 A, 20V. $R_{DS(ON)}$ = 27 m Ω @ V_{GS} = 4.5 V $R_{DS(ON)}$ = 39 m Ω @ V_{GS} = 2.5 V
- Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}.
- FLMP SSOT-6 package: Enhanced thermal performance in industry-standard package size





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

	3 A				
Symbol	Parameter	Q1	Q2	Units	
V _{DSS}	Drain-Source Voltage		-20	20	V
V _{GSS}	Gate-Source Voltage		±12	±12	V
I _D	Drain Current - Continuous	(Note 1a)	-4.2	5.9	Α
	- Pulsed		-20	20	
P _D	Power Dissipation for Dual Operation	(Note 1a)	1.6		W
	Power Dissipation for single Operation (Note 1a)		1.8		
		(Note 1b)	1.	2	
T_J, T_{STG}	Operating and Storage Junction Temperature Range		–55 to	+150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	68	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1a)	1	

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.020	FDC6020C	7"	8mm	3000 units

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Char	acteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A} \\ V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	Q1 Q2	-20 20			V
ΔBVDSS	Breakdown Voltage	I _D = –250 μA, Referenced to 25°C	Q1	20	-14		mV/°C
ΔT_J	Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	Q2		12		
I _{DSS}	Zero Gate Voltage Drain	$V_{DS} = -16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$	Q1			-1	μΑ
	Current	$V_{DS} = 16 \text{ V}, \qquad V_{GS} = 0 \text{ V}$	Q2			1	
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 12 \text{ V}, \qquad V_{DS} = 0 \text{ V} $ $V_{GS} = \pm 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$	Q1 Q2			<u>+</u> 100 <u>+</u> 100	nA
On Char	acteristics (Note 2)					. —	•
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS},$ $I_{D} = -250 \mu\text{A}$	Q1	-0.6	-1.0	-1.5	V
		$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	Q2	0.6	1.0	1.5	
∆V _{GS(th)}	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C	Q1 Q2		3 -3		mV/°C
_∆T」	Static Drain-Source	I_D = 250 μ A, Referenced to 25°C V_{GS} = -4.5 V, I_D = -4.2 A	Q1		-3 45	55	0
$R_{DS(on)}$	On-Resistance	$V_{GS} = -2.5 \text{ V}, \qquad I_D = -3.4 \text{ A}$	Qı		65	82	mΩ
	- Trosicianos	$V_{GS} = -4.5 \text{ V}, I_D = -4.2 \text{ A}, T_J = 125^{\circ}\text{C}$			58	73	
		$V_{GS} = 4.5 \text{ V}, \qquad I_D = 5.9 \text{ A}$	Q2		23	27	1
		$V_{GS} = 2.5 \text{ V}, \qquad I_{D} = 4.9 \text{ A}$			33	39	
		$V_{GS} = 4.5 \text{ V}, I_D = 5.9 \text{ A}, T_J = 125^{\circ}\text{C}$	0.4		31	39	
g _{FS}	Forward Transconductance	$V_{DS} = -5 \text{ V},$ $I_{D} = -4.2 \text{ A}$ $V_{DS} = 5 \text{ V},$ $I_{D} = 5.9 \text{ A}$	Q1 Q2		13 23		S
Dynamia	Characteristics	$V_{DS} = 5 \text{ V}, \qquad I_{D} = 5.9 \text{ A}$	QZ		23		
C _{iss}	Input Capacitance	Q1:	Q1		753		pF
	pro supre su	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$	Q2		677		
Coss	Output Capacitance	f = 1.0 MHz	Q1		163		pF
	Reverse Transfer Capacitance	Q2: Voc = 10 V Voc = 0 V	Q2		171 83		, r
C_{rss}	Reverse Transfer Capacitance	f = 1.0 MHz	Q1 Q2		91		pF
R _G	Gate Resistance	V _{GS} = 15mV, f = 1.0 MHz	Q1		8		Ω
			Q2		2.2		
Switchin	g Characteristics						
t _{d(on)}	Turn-On Delay Time	Q1:	Q1		13	23	ns
		$V_{DD} = -10 \text{ V}, \qquad I_{D} = -1 \text{ A},$	Q2		11	20	
t _r	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$ Q2:	Q1 Q2		8 16	16 29	ns
t _{d(off)}	Turn-Off Delay Time	$V_{DD} = 10 \text{ V}, \qquad I_D = 1 \text{ A},$	Q2 Q1		26	42	ns
ч а(оп)	Turn on Belay Time	$V_{GS} = 4.5V$, $R_{GEN} = 6 \Omega$	Q2		18	32	110
t _f	Turn-Off Fall Time		Q1		14	52	ns
	Total Cata Charge	01:	Q2		7	14	~C
Q_g	Total Gate Charge	Q1: $V_{DS} = -10 \text{ V}, I_{D} = -4.2 \text{ A}, V_{GS} = -4.5 \text{V}$	Q1 Q2		7 6	10 8	nC
Q _{gs}	Gate-Source Charge		Q1		1.6		nC
		Q2:	Q2		1.5		
Q_{gd}	Gate-Drain Charge	$V_{DS} = 10 \text{ V}, I_{D} = 5.9 \text{ A}, V_{GS} = 4.5 \text{ V}$	Q1		1.9		nC
	<u> </u>		Q2		1.8	<u> </u>	<u> </u>

Electrical Characteristics (continued)

T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Drain-So	urca Dioda Characterist	ics and Maximum Ratings					
	Maximum Continuous Drain-So		Q1 Q2			-1.3 1.3	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V},$ $I_{S} = -1.3 \text{ A (Note 2)}$ $V_{GS} = 0 \text{ V},$ $I_{S} = 1.3 \text{ A (Note 2)}$	Q1 Q2		-0.8 0.7	-1.2 1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = -4.2A, d_{IF}/d_t = 100 A/\mu s$ $I_F = 5.9A, d_{IF}/d_t = 100 A/\mu s$	Q1 Q2		17 15		nS
Q _{rr}	Diode Reverse Recovery Charge	$I_F = -4.2A, d_{IF}/d_t = 100 A/\mu s$ $I_F = 5.9A, d_{IF}/d_t = 100 A/\mu s$	Q1 Q2		6 4		nC

Notes

 R_{aJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{aJC} is guaranteed by design while R_{aCA} is determined by the user's board design.



a) 68°C/W when mounted on a 1in² pad of 2 oz copper (Single Operation).



o) 102°C/W when mounted on a minimum pad of 2 oz copper (Single Operation).

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.







Figure 7. Gate Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.






Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.








Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.


Dimensional Outline and Pad Layout



Bottom View



Top View



Recommended Landing Pattern For Standard Dual Configuration

NOTES: UNLESS OTHERWISE SPECIFIED

ALL DIMENSIONS ARE IN MILLIMETERS.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT Quiet Series™ LittleFET™ ACEx™ Power247™ SuperSOT™-6 MICROCOUPLER™ PowerTrench® ActiveArray™ SuperSOT™-8 FAST® Bottomless™ MicroFET™ **OFET®** SvncFET™ FASTr™ CoolFET™ QSTM TinyLogic[®] $\mathsf{FRFET}^\mathsf{TM}$ MicroPak™ CROSSVOLT™ MICROWIRE™ QT Optoelectronics™ TINYOPTO™ GlobalOptoisolator™ TruTranslation™ DOME™ $\mathsf{GTO^{\mathsf{TM}}}$ Quiet Series™ MSX™ UHC™ EcoSPARK™ RapidConfigure™ HiSeC™ MSXPro™ UltraFET® E²CMOSTM I2CTM OCX^{TM} RapidConnect™ EnSigna™ SILENT SWITCHER® VCX^{TM} ImpliedDisconnect[™] OCXPro[™] FACT™ OPTOLOGIC® SMART START™ ISOPLANAR™ SPM™ Across the board. Around the world.™ OPTOPLANAR™ Stealth™ PACMAN™ The Power Franchise™ РОРТМ SuperSOT™-3

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Search:

Go

DATASHEETS, SAMPLES, BUY TECHNICAL INFORMATION APPLICATIONS DESIGN CENTER SUPPORT COMPANY INVESTORS MY F.

Home >> Find products >>

FDC6020C

Complementary PowerTrench MOSFET Recommend FDC6020C F077

Contents

- General description
- Features
- Applications
- Product status/pricing/packaging
- Order Samples
- Models
- Qualification Support

General description

These N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

back to top

Features

- Q1 -4.2A, -20V
 - \circ R_{DS(ON)} = 55 m Ω @ V_{GS} = -4.5V
 - \circ R_{DS(ON)} = 82 m Ω @ V_{GS} = -2.5V
- Q2 5.9A, 20V
 - \circ R_{DS(ON)} = 27 m Ω @ V_{GS} = 4.5V
 - \circ R_{DS(ON)} = 39 m Ω @ V_{GS} = 2.5V
- Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}
- FLMP SSOT-6 package: Enhanced thermal performance in industry-standard package size



Datasheet Download this datasheet



e-mail this datasheet



This page Print version

This product Use in FETBench Analysis



Related Links

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

Applications

- DC/DC converter
- Load switch
- Motor Driving

back to top

Product status/pricing/packaging

BUY

Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
FDC6020C	Not recommended for new designs	Ø	\$0.38	SSOT-6 FLMP	6	TAPE REEL	Line 1: &E& Y (Binary Calendar Year Coding) Line 2: .020
FDC6020C_F077	Full Production	Full Production	\$0.57	SSOT-6 FLMP	6	TAPE REEL	Line 1: &E&Y (Binary Calendar Year Coding) Line 2: .020

^{*} Fairchild 1,000 piece Budgetary Pricing

** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FDC6020C is available. Click here for more information .

back to top

Models


Package & leads	Condition	Temperature range	Software version	Revision date				
PSPICE								
SSOT-6 FLMP-6 <u>Electrical</u> 25°C to 125°C Orcad 9.1 Apr 20, 2004								

back to top

Qualification Support

Click on a product for detailed qualification data





back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |